
Name :
jptalledo
Subtitle :
PCB Layout Designer, Verilog / VHDL Designer & Wireless Engineer
Location :
Blacksburg, United States
Number projects :
0
Rate currency :
$
Service :
Skill :
Jptalledo from Blacksburg, United States is interested in PCB Layout Designer, Verilog / VHDL Designer & Wireless Engineer. Jptalledo is working as a Freelancer and can be found in many freelancing marketplace. Jptalledo provides freelancing service
Engineering & Science. Jptalledo very Skilled with
Electrical Engineering, Electronics, Instrumentation, Microcontroller, PCB Layout and Wireless.
Jptalledo so far completed 0 projects and has about 0 reviews from clients who has used earlier freelancing projects. Jptalledo hourly rate is $20.00 USD and gets paid in $.
Please follow this link to hire directly.
Jptalledo so far completed 0 projects and has about 0 reviews from clients who has used earlier freelancing projects. Jptalledo hourly rate is $20.00 USD and gets paid in $.
Please follow this link to hire directly.
Feedbacks : (0)