sreekanthvlsi Profile
from United States
Subtitle :
ASIC FPGA Design Verification Engineer VHDL Verilog System Verilo
Location :
SAn diego, California | United States
Number projects :
0
Rate currency :
$
Phone number :
408-XXXXXXX
Skype id :
Service :
Skill :
Sreekanthvlsi from SAn diego, California | United States is interested in ASIC FPGA Design Verification Engineer VHDL Verilog System Verilo. Sreekanthvlsi is working as a Freelancer and can be found in many freelancing marketplace. Sreekanthvlsi provides freelancing service
Other. Sreekanthvlsi very Skilled with
Engineering & CAD, Electrical and Integrated Circuit Design.
Sreekanthvlsi so far completed 0 projects and has about 0 reviews from clients who has used earlier freelancing projects. Sreekanthvlsi hourly rate is N/A and gets paid in $.
Click here to contact or please follow this link to hire directly.
Sreekanthvlsi so far completed 0 projects and has about 0 reviews from clients who has used earlier freelancing projects. Sreekanthvlsi hourly rate is N/A and gets paid in $.
Click here to contact or please follow this link to hire directly.
Feedbacks : (0)
