rahdeersg Profile
from India
Name :
rahdeersg
Subtitle :
Verilog / VHDL Designer & Matlab & Mathematica Engineer
Location :
bangalore, India
Number projects :
0
Rate currency :
$
Rahdeersg from bangalore, India is interested in Verilog / VHDL Designer & Matlab & Mathematica Engineer. Rahdeersg is working as a Freelancer and can be found in many freelancing marketplace.
Rahdeersg so far completed 0 projects and has about 0 reviews from clients who has used earlier freelancing projects. Rahdeersg hourly rate is $100.00 USD and gets paid in $.
Please follow this link to hire directly.
Rahdeersg so far completed 0 projects and has about 0 reviews from clients who has used earlier freelancing projects. Rahdeersg hourly rate is $100.00 USD and gets paid in $.
Please follow this link to hire directly.
Feedbacks : (0)
